Name
Abstract | ||
|---|---|---|
In 3D NoC-based many-core systems, DRAM accesses behave differently due to their different communication distances and the latency gap of different DRAM accesses becomes bigger as the network size increases, which leads to unfair DRAM access performance among different nodes. This phenomenon may lead to high latencies for some DRAM accesses that become the performance bottleneck of the system. The paper addresses the DRAM access fairness problem in 3D NoC-based many-core systems by narrowing the latency difference of DRAM accesses as well as reducing the maximum latency. Firstly, the latency of a round-trip DRAM access is modeled and the factors causing DRAM access latency difference are discussed in detail. Secondly, the DRAM access fairness is further quantitatively analyzed through experiments. Thirdly, we propose to predict the network latency of round-trip DRAM accesses and use the predicted round-trip DRAM access time as the basis to prioritize the DRAM accesses in DRAM interfaces so that the DRAM accesses with potential high latencies can be transferred as early and fast as possible, thus achieving fair DRAM access. Experiments with synthetic and application workloads validate that our approach can achieve fair DRAM access and outperform the traditional First-Come-First-Serve (FCFS) scheduling policy and the scheduling policies proposed by reference [7] and [24] in terms of maximum latency, Latency Standard Deviation (LSD)1 and speedup. In the experiments, the maximum improvement of the maximum latency, LSD, and speedup are 12.8%, 6.57%, and 8.3% respectively. Besides, our proposal brings very small extra hardware overhead (<0.6%) in comparison to the three counterparts.
|
Year | DOI | Venue |
|---|---|---|
2017 | 10.1145/3126561 | ACM Trans. Embedded Comput. Syst. |
Keywords | Field | DocType |
3D Networks-on-Chip (NoC), DRAM access fairness, DRAM scheduling, round-trip | Dram,Network size,Bottleneck,Access time,Latency (engineering),Scheduling (computing),Computer science,Parallel computing,Real-time computing,CAS latency,Embedded system,Speedup | Journal |
Volume | Issue | ISSN |
16 | 5 | 1539-9087 |
Citations | PageRank | References |
0 | 0.34 | 13 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Xiaowen Chen | 1 | 14 | 8.86 |
| Zhonghai Lu | 2 | 1063 | 100.12 |
| Sheng Liu | 3 | 13 | 4.86 |
| Shuming Chen | 4 | 138 | 38.21 |