Abstract | ||
---|---|---|
Optical Network-on-Chip is a promising technology to leverage the interconnection bottleneck in manycore architectures. Indeed, this technology offers high bandwidth and low latency for communications between cores or clusters of cores. However, the high static power consumption of Optical NoCs (ONoCs) calls for reconfiguration of the interconnect in order to meet the performance requirements while minimizing the required energy. This paper addresses this challenge and proposes a method allowing to define, at design time, a set of ONoC execution modes to be loaded, at run-time, according to the applications’ performance and energy requirements. The proposed methodology relies on a sequencer allowing to configure Optical Network Interfaces (ONI). |
Year | DOI | Venue |
---|---|---|
2018 | 10.1109/DCIS.2018.8681477 | DCIS |
Keywords | Field | DocType |
Optical waveguides,Waveguide lasers,Bandwidth,Power lasers,Integrated circuit interconnections,Wavelength division multiplexing,Task analysis | Bottleneck,Computer science,Network on a chip,Time management,Energy performance,Latency (engineering),Interconnection,Control reconfiguration,Embedded system,Network interface | Conference |
ISSN | ISBN | Citations |
2471-6170 | 978-1-7281-0171-2 | 0 |
PageRank | References | Authors |
0.34 | 0 | 7 |
Name | Order | Citations | PageRank |
---|---|---|---|
Jiating Luo | 1 | 5 | 1.78 |
Van-Dung Pham | 2 | 1 | 1.03 |
Cedric Killian | 3 | 14 | 5.04 |
Daniel Chillet | 4 | 193 | 26.12 |
Ian O'Connor | 5 | 263 | 34.46 |
Olivier Sentieys | 6 | 597 | 73.35 |
Sébastien Le Beux | 7 | 155 | 19.04 |