Abstract | ||
---|---|---|
This paper presents a new syndrome calculation method to reduce hardware complexity for BCH decoding. Compared to previous works that calculate all
<tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$2t$</tex>
syndromes simultaneously in the syndrome calculation (SC) stage, the proposed architecture schedules the syndrome calculation to reduce the hardware complexity; odd-indexed syndromes are computed in the SC stage, while even-indexed syndromes are computed when they are needed in the key-equation solving (KES) stage. Experimental results show that the proposed architecture saves 65% of hardware resources compared to the conventional architecture. |
Year | DOI | Venue |
---|---|---|
2019 | 10.23919/ELINFOCOM.2019.8706448 | 2019 International Conference on Electronics, Information, and Communication (ICEIC) |
Keywords | DocType | ISSN |
Computer architecture,Complexity theory,Hardware,Decoding,Optimization,Multiplexing,Registers | Conference | 2377-8431 |
ISBN | Citations | PageRank |
978-89-950044-4-9 | 0 | 0.34 |
References | Authors | |
0 | 3 |
Name | Order | Citations | PageRank |
---|---|---|---|
Hyeonkyu Kim | 1 | 0 | 1.35 |
Soyeon Choi | 2 | 0 | 0.68 |
Hoyoung Yoo | 3 | 75 | 9.99 |