Name
Abstract | ||
|---|---|---|
Jacobi symbol calculation is one of the major computation steps for certain cryptographic algorithms. In this paper, we propose a bit-sliced VLSI architecture for the same, essentially tailored for FPGA implementations that exploits the fast carry chain fabric for realizing the circuit. The architecture was essentially conceived through appropriate configuration of the target FPGA specific primitives to achieve an optimized realization in terms of delay. Our implementation outperforms behaviorally modeled circuit having similar functionality using higher levels of design abstraction, with respect to speed. |
Year | DOI | Venue |
|---|---|---|
2019 | 10.1109/VLSID.2019.00076 | 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) |
Keywords | Field | DocType |
Jacobi Symbol,FPGA,Look-Up Table,carry chain,bit-sliced design | Computer science,Jacobi symbol,Parallel computing,Electronic engineering,Very-large-scale integration,Computation | Conference |
ISSN | ISBN | Citations |
1063-9667 | 978-1-7281-0410-2 | 0 |
PageRank | References | Authors |
0.34 | 4 | 2 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ayan Palchaudhuri | 1 | 11 | 7.67 |
| Anindya Sundar Dhar | 2 | 97 | 26.09 |