Paper Info
Title
A Specification-Based Semi-Formal Functional Verification Method By A Stage Transition Graph Model
Abstract
The semi-formal verification method, in which the functionality is formally specified and the checking is undertaken through the formal model-based simulation, has been a promising choice for the functional verification of hardware designs. The existing methods derive the formal model from design implementation. This causes poor scalability and practicality. A more feasible solution is to derive the formal model directly from the specification. In this paper, we propose a specification-based semi-formal method for functional verification. The proposed semi-formal method uses a stage transition graph (STG) model to formally describe the function points in the specification. Meanwhile, we propose an automatic test pattern generation (ATPG) method to generate the test vectors based on the STG model. The proposed STG-based ATPG method can reach possible corner cases and ensure exhaustive exploration of functionality for both control-dominated designs and data-dominated designs. Moreover, we develop an STG-based tool for automatic verification. Our experiments show that our method can automatically verify the functional correctness from the specification while achieving similar code coverage as implementation-based semi-formal approaches.
Year
DOI
Venue
2019
10.1109/ACCESS.2019.2892649
IEEE ACCESS
Keywords
Field
DocType
Functional verification, simulation, formal, semi-formal, ATPG
Functional verification,Computer science,Theoretical computer science,Semi-formal,Graph model,Distributed computing
Journal
Volume
ISSN
Citations 
7
2169-3536
0
PageRank 
References 
Authors
0.34
0
4
Name
Order
Citations
PageRank
Zhao Lv1276.46
Shuming Chen213838.21
Tingrong Zhang300.34
Yaohua Wang44414.23