Name
Title | ||
|---|---|---|
Multi-Scan Architecture with Scan Chain Disabling Technique for Capture Power Reduction. |
Abstract | ||
|---|---|---|
High test power dissipation can severely affect the chip yield and hence the final cost of the product. This makes it of utmost important to develop low power scan test methodologies. In this work we have proposed a capture power minimization method to disable those scan chains, needless for the target fault detection, during the capture cycle for multi-scan testing. This method combines the scan chain clustering algorithm with the scan chain disabling technique to disable partial scan chains during the capture cycles while keeping the fault coverage unchanged. This method does not induce the capture violation problem nor does it increase the routing overhead. Experimental results for the large ISCAS'89 benchmark circuits show that this method can reduce the capture power by 43.97% averagely. |
Year | DOI | Venue |
|---|---|---|
2019 | 10.6688/JISE.201907_35(4).0008 | JOURNAL OF INFORMATION SCIENCE AND ENGINEERING |
Keywords | Field | DocType |
capture power,low power testing,power consumption,scan-based testing,scan chain | Architecture,Computer science,Scan chain,Computer hardware,Distributed computing,Power consumption | Journal |
Volume | Issue | ISSN |
35 | SP4 | 1016-2364 |
Citations | PageRank | References |
0 | 0.34 | 0 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Jen-Cheng Ying | 1 | 0 | 1.01 |
| Wang-Dauh Tseng | 2 | 48 | 8.37 |
| Wen-Jiin Tsai | 3 | 174 | 19.57 |