Name
Title | ||
|---|---|---|
ADD: Accelerator Design and Deploy - A tool for FPGA high-performance dataflow computing. |
Abstract | ||
|---|---|---|
Dataflow-based FPGA accelerators have become a promising alternative to deliver energy-efficient high-performance computing. However, FPGA programming is still a challenge. This paper presents Accelerator Design and Deploy (ADD), a high-level framework to specify, to simulate, and to implement dataflow accelerators for streaming applications. The framework includes an open dataflow operator library, and templates are provided to easily design new operators. The framework also provides a high-level and an accurate simulation at circuit level with short execution times. Moreover, ADD provides software and hardware APIs to simplify the integration process, extending the benefits of portability from low-cost FPGA boards to high performance datacenter FPGA platforms. Our framework supports coupling with high-level programming languages, and it has been validated on two FPGA platforms: the Intel high-performance CPU-FPGA heterogeneous computing platform and an educational FPGA kit. We show that our simple approach presents competitive performance, both in time and energy, when compared to multi-core and GPU accelerators. |
Year | DOI | Venue |
|---|---|---|
2019 | 10.1002/cpe.5096 | CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE |
Keywords | DocType | Volume |
dataflow computing,FPGA accelerators,heterogeneous architectures,high-performance computing,overlay | Journal | 31.0 |
Issue | ISSN | Citations |
SP18.0 | 1532-0626 | 0 |
PageRank | References | Authors |
0.34 | 0 | 7 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Jeronimo Costa Penha | 1 | 0 | 0.34 |
| Lucas B. da Silva | 2 | 0 | 0.34 |
| Jansen Silva | 3 | 0 | 0.34 |
| Kristtopher Coelho | 4 | 0 | 0.34 |
| Hector P. Baranda | 5 | 0 | 0.34 |
| José Augusto Miranda Nacif | 6 | 29 | 8.44 |
| Ricardo Ferreira | 7 | 49 | 13.81 |