Name
Title | ||
|---|---|---|
A Simplified Layout-Level method for Single Event Transient Faults Susceptibility on Logic Gates |
Abstract | ||
|---|---|---|
The progressive downscaling of feature sizes increases the susceptibility to Single Event Effects in integrated circuits. As a manner to mitigate soft errors, solutions incur significant performance and area penalties, especially when a design with fault-tolerant structure is overprotected. Probabilistic methods such as Probabilistic Transfer Matrix and Signal Probability Reliability Multi-Pass are prone to multiple faults scenario to evaluate circuits reliability. However, it is necessary that the probabilistic matrices of the gates being accurate enough for this task. This paper proposes a method to evaluate gate failure rate considering faults in Layout-Level. This method can be used to enrich the probabilistic matrices creation taking into account the characteristics of the layout in order to evaluate gate reliability and the failure rate more precisely. Results show a reduction of 40% in the failure rate just choosing the best layout alternative for the same logic function. |
Year | DOI | Venue |
|---|---|---|
2019 | 10.1109/VLSI-SoC.2019.8920333 | 2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC) |
Keywords | Field | DocType |
reliability,single event effects,single event transient,failure rate | Logic gate,Computer science,Matrix (mathematics),Failure rate,Probabilistic method,Transfer matrix,Probabilistic logic,Electronic circuit,Integrated circuit,Reliability engineering | Conference |
ISSN | ISBN | Citations |
2324-8432 | 978-1-7281-3916-6 | 0 |
PageRank | References | Authors |
0.34 | 9 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Rafael B. Schvittz | 1 | 0 | 0.34 |
| Denis Teixeira Franco | 2 | 58 | 8.74 |
| Leomar Soares da Rosa Jr. | 3 | 8 | 5.35 |
| Paulo Francisco Butzen | 4 | 0 | 0.34 |