Name
Abstract | ||
|---|---|---|
To increase system composability and facilitate timing closure, fully synchronous clocking is replaced by more relaxed clocking schemes, such as mesochronous clocking. Under this regime, the modules at the two ends of a mesochronous interface receive the same clock signal, thus operating under the same clock frequency, but the edges of the arriving clock signals may exhibit an unknown phase relationship. In such cases, clock synchronization is needed when sending data across modules. In this brief, we present a novel mesochronous dual-clock first-input–first-output (FIFO) buffer that can handle both clock synchronization and temporary data storage, by synchronizing data implicitly through the explicit synchronization of only the flow-control signals. The proposed design can operate correctly even when the transmitter and the receiver are separated by a long link whose delay cannot fit within the target operating frequency. In such scenarios, the proposed mesochronous FIFO can be extended to support multicycle link delays in a modular manner and with minimal modifications to the baseline architecture. When compared with the other state-of-the-art dual-clock mesochronous FIFO designs, the new architecture is demonstrated to yield a substantially lower cost implementation. |
Year | DOI | Venue |
|---|---|---|
2020 | 10.1109/TVLSI.2019.2946348 | IEEE Transactions on Very Large Scale Integration (VLSI) Systems |
Keywords | Field | DocType |
Synchronization,Clocks,Receivers,Transmitters,Delays,Registers | FIFO (computing and electronics),Computer science,Electronic engineering,Computer hardware | Journal |
Volume | Issue | ISSN |
28 | 1 | 1063-8210 |
Citations | PageRank | References |
1 | 0.36 | 0 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Dimitrios Konstantinou | 1 | 1 | 0.70 |
| Psarras, A. | 2 | 38 | 4.44 |
| Chrysostomos Nicopoulos | 3 | 835 | 50.37 |
| Giorgos Dimitrakopoulos | 4 | 215 | 27.31 |