Paper Info
Title
Testable Architecture Design for Programmable Cellular Automata on FPGA Using Run-Time Dynamically Reconfigurable Look-Up Tables
Abstract
In this paper, we have achieved run-time dynamic reconfiguration by employing a category of logic cells equipped to realize programmability in Cellular Automata (CA) architectures on Field Programmable Gate Arrays (FPGAs). This is essential for real time VLSI implementations of random number generators, whose functionality requires reconfiguration during run-time, and are called Programmable CA (PCA). The logic cells realizing the PCA are amongst a subset of Look-Up Tables (LUTs) offered by Xilinx FPGAs, known as CFGLUT5. Programmability involves scanning out the contents of the truth-table (TT) originally configuring these LUTs and reconfiguring it with a modified functionality. This feature additionally aids testability which allows to carry out an equality check of the scanned output with a golden copy of the TT contents originally configuring the LUTs during design deployment. Vacant inputs in the LUTs realizing the PCA have been used to establish different scan path arrangements through flip-flops for exercising testability and fault localization further. The entire design flow resulted in a no logic overhead scenario compared to where scan paths did not exist. Any physical FPGA slice coordinate housing a faulty logic element, can be suitably bypassed for future implementations on the same FPGA by applying appropriate placement constraints.
Year
DOI
Venue
2020
10.1007/s10836-020-05894-1
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS
Keywords
DocType
Volume
Programmable cellular automata,FPGA,Dynamic reconfigurability,Look-up tables,Fault localization,Scan chain,Primitive instantiation
Journal
36.0
Issue
ISSN
Citations 
4
0923-8174
0
PageRank 
References 
Authors
0.34
0
2
Name
Order
Citations
PageRank
Ayan Palchaudhuri1117.67
Anindya Sundar Dhar29726.09