Name
Title | ||
|---|---|---|
Design of Low-Voltage Power Efficient Frequency Dividers in Folded MOS Current Mode Logic |
Abstract | ||
|---|---|---|
In this paper we propose a methodology to design high-speed, power-efficient static frequency dividers based on the low-voltage Folded MOS Current Mode Logic (FMCML) approach. A modeling strategy to analyze the dependence of propagation delay and power consumption on the bias currents of the divide-by-2 (DIV2) cell is introduced. We demonstrate that the behavior of the FMCML DIV2 cell is different both from the one of the conventional MCML DFF (D-type Flip-Flop) and from FMCML DFF without a level shifter. Then an analytical strategy to optimize the divider in different design scenarios: maximum speed, minimum power-delay product (PDP) or minimum energy-delay product (EDP) is presented. The possibility to scale the bias currents through the divider stages without affecting the speed performance is also investigated. The proposed analytical approach allows to gain a deep insight into the circuit behavior and to comprehensively optimize the different design tradeoffs. The derived models and design guidelines are validated against transistor level simulations referring to a commercial 28nm FDSOI CMOS process. Different divide-by-8 circuits following different optimization strategies have been designed in the same 28nm CMOS technology showing the effectiveness of the proposed methodology. |
Year | DOI | Venue |
|---|---|---|
2021 | 10.1109/TCSI.2020.3037044 | IEEE Transactions on Circuits and Systems I: Regular Papers |
Keywords | DocType | Volume |
Current-mode logic,frequency divider,logic design,nanometer CMOS,delay model | Journal | 68 |
Issue | ISSN | Citations |
2 | 1549-8328 | 0 |
PageRank | References | Authors |
0.34 | 0 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Francesco Centurelli | 1 | 56 | 15.93 |
| giuseppe scotti | 2 | 308 | 39.14 |
| Alessandro Trifiletti | 3 | 0 | 0.34 |
| Gaetano Palumbo | 4 | 708 | 106.77 |