Paper Info
Title
A Configurable Hardware Architecture For Runtime Application Of Network Calculus
Abstract
Network Calculus has been a foundational theory for analyzing and ensuring Quality-of-Service (QoS) in a variety of networks including Networks on Chip (NoCs). To fulfill dynamic QoS requirements of applications, runtime application of network calculus is essential. However, the primitive operations in network calculus such as arrival curve, min-plus convolution and min-plus deconvolution are very time consuming when calculated in software because of the large volume and long latency of computation. For the first time, we propose a configurable hardware architecture to enable runtime application of network calculus. It employs a unified pipeline that can be dynamically configured to efficiently calculate the arrival curve, min-plus convolution, and min-plus deconvolution at runtime. We have implemented and synthesized this hardware architecture on a Xilinx FPGA platform to quantify its performance and resource consumption. Furthermore, we have built a prototype NoC system incorporating this hardware for dynamic flow regulation to effectively achieve QoS at runtime.
Year
DOI
Venue
2021
10.1007/s10766-021-00700-7
INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING
Keywords
DocType
Volume
Network calculus, Hardware architecture, Hardware configuration, Network-on-chip, Quality-of-service
Journal
49
Issue
ISSN
Citations 
5
0885-7458
0
PageRank 
References 
Authors
0.34
0
2
Name
Order
Citations
PageRank
Xiao Hu102.03
Zhonghai Lu21063100.12