Name
Title | ||
|---|---|---|
A 6.15–10.9 Gb/s 0.58 pJ/Bit Reference-Less Half-Rate Clock and Data Recovery With “Phase Reset” Scheme |
Abstract | ||
|---|---|---|
This paper presents a low power injection-locked oscillator (ILO)-type clock and data recovery (CDR) in 40 nm CMOS. An efficient “phase reset” scheme is proposed to periodically realign the clock phase to the rising edge of data. The frequency information is extracted by comparing the rising edge of the data and the clock after aligning the phase using a bang-bang phase detector (BBPD). Additionally, a low power injection-locked two-stage ring digitally controlled oscillator (ILDCO) is employed to provide four-phase quadrature clock and significantly reduce the power consumption. Based on the proposed architecture, the fabricated CDR consumes only 5.8 mW from a 0.9 V supply, while being able to extract the clock signal from 6.15 to 10.9 Gb/s input data with a measured jitter tolerance (JTOL) of 0.15 UIpp at the highest frequency, indicating that the CDR meets the OC-192 mask. Furthermore, the proposed CDR demonstrates a substantial improvement in the power efficiency of 0.58 pJ/bit. |
Year | DOI | Venue |
|---|---|---|
2022 | 10.1109/TCSI.2021.3119907 | IEEE Transactions on Circuits and Systems I: Regular Papers |
Keywords | DocType | Volume |
Frequency capturing,half rate,injection-type CDR,ILDCO,phase reset,reference-free | Journal | 69 |
Issue | ISSN | Citations |
2 | 1549-8328 | 0 |
PageRank | References | Authors |
0.34 | 0 | 6 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Wenbo Xiao | 1 | 0 | 0.34 |
| Qiwei Huang | 2 | 0 | 0.34 |
| Hamed Mosalam | 3 | 0 | 0.34 |
| Chenchang Zhan | 4 | 0 | 0.34 |
| Zhiqun Li | 5 | 1 | 3.45 |
| Quan Pan | 6 | 3 | 4.11 |