Name
Playground
About
FAQ
GitHub
Home
/
Visualization
/
A 0.36 PJ/BIT, 0.025 MM2, 12.5 GB/S FORWARDED-CLOCK RECEIVER WITH A STUCK-FREE DELAY-LOCKED LOOP AND A HALF-BIT DELAY LINE IN 65-NM CMOS TECHNOLOGY.
0
2
Authors
Cited by
References
Loading...