Name
Playground
About
FAQ
GitHub
Home
/
Visualization
/
A 52-GB/S ADC-BASED PAM-4 RECEIVER WITH COMPARATOR-ASSISTED 2-BIT/STAGE SAR ADC AND PARTIALLY UNROLLED DFE IN 65-NM CMOS
0
2
Authors
Cited by
References
Loading...