Name
Playground
About
FAQ
GitHub
Home
/
Visualization
/
6.4 A 56GB/S 7.7MW/GB/S PAM-4 WIRELINE TRANSCEIVER IN 10NM FINFET USING MM-CDR-BASED ADC TIMING SKEW CONTROL AND LOW-POWER DSP WITH APPROXIMATE MULTIPLIER
0
Authors
Cited by
References
Loading...