François Charot - Citegraph

Author Info

Name	Affiliation	Papers
FRANÇOIS CHAROT	IRISA, Campus de Beaulieu, 35042 Rennes-Cedex, France	20
Collaborators	Citations	PageRank
38	136	15.93
Referers	Referees	References
384	334	162

Search Limit

100384

Publications (20 rows)

Collaborators (38 rows)

Referers (100 rows)

Referees (100 rows)

Title	Citations	PageRank	Year
Scheduling, Binding and Routing System for a Run-Time Reconfigurable Operator Based Multimedia Architecture	2	0.40	2012
Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation	14	0.65	2012
21st IEEE International Conference on Application-specific Systems Architectures and Processors, ASAP 2010, Rennes, France, 7-9 July 2010	52	4.94	2010
Constraint-Driven Identification of Application Specific Instructions in the DURASE System	8	0.51	2009
How Constrains Programming Can Help You in the Generation of Optimized Application Specific Reconfigurable Processor Extensions	1	0.35	2009
A generic architecture of CCSDS low density parity check decoder for near-earth applications	2	0.36	2009
A New High Performance Multi Gigabit String Matching Engine	0	0.34	2008
A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture	5	0.47	2008
A Parallel and Modular Architecture for 802.16e LDPC Codes	2	0.45	2008
A Programmable, Maximal Throughput Architecture for Neighborhood Image Processing	0	0.34	2006
FPGA Implementation of a Vision-Based Motion Estimation Algorithm for an Underwater Robot	0	0.34	2004
Efficient Modular-Pipelined AES Implemenation in Counter Mode on ALTERA FPGA	3	0.51	2003
Automatic floating-point to fixed-point conversion for DSP code generation	25	1.65	2002
A flexible code generation framework for the design of application specific programmable processors	11	1.11	1999
Architectural study of a block-recursive motion estimation algorithm	2	0.41	1997
Efficient Parallel Nonlinear Multigrid Algorithms for Low-Level Vision Applications	0	0.34	1995
From equations to hardware: towards the systematic mapping of algorithms onto parallel architectures	2	0.48	1994
Efficient parallel multigrid relaxation algorithms for Markov random field-based low-level vision applications	0	0.34	1994
From Equations to Hardware: Towards Systematic Mapping of Algorithms onto Parallel Architectures	1	0.39	1992
Loop optimization for horizontal microcoded machines	6	1.55	1990