An area-efficient TDM NoC supporting reconfiguration for mode changes | 2 | 0.37 | 2016 |
Models of Communication for Multicore Processors | 2 | 0.39 | 2015 |
Message Passing on a Time-predictable Multicore Processor | 7 | 0.49 | 2015 |
A Metaheuristic Scheduler for Time Division Multiplexed Networks-on-Chip | 10 | 0.54 | 2014 |
A Reactive and Cycle-True IP Emulator for MPSoC Exploration | 5 | 0.58 | 2008 |
Towards Behavioral Synthesis of Asynchronous Circuits - An Implementation Template Targeting Syntax Directed Compilation. | 6 | 0.67 | 2004 |
Low-power operation using self-timed circuits and adaptive scaling of the supply voltage | 90 | 98.90 | 1994 |
An area-efficient path memory structure for VLSI implementation of high speed Viterbi decoders | 11 | 2.94 | 1991 |