Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Claudia Calabrese
Hao Mao
Peter Malec
Guanming Shao
Huiyin Wen
Giovanni Venturelli
Chen Ma
Axel Hebecker
Radu Timofte
Kuanrui Yin
Home
/
Author
/
YI-PING YOU
Author Info
Open Visualization
Name
Affiliation
Papers
YI-PING YOU
National Chiao Tung University, Hsinchu, Taiwan
21
Collaborators
Citations
PageRank
35
143
12.89
Referers
Referees
References
191
480
315
Search Limit
100
480
Publications (21 rows)
Collaborators (35 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Translating AArch64 Floating-Point Instruction Set to the x86-64 Platform
0
0.34
2019
CLPKM: A checkpoint-based preemptive multitasking framework for OpenCL kernels.
2
0.38
2019
A static region-based compiler for the Dalvik virtual machine
0
0.34
2016
VecRA: A Vector-Aware Register Allocator for GPU Shader Processors.
0
0.34
2016
Vector-aware register allocation for GPU shader processors
1
0.36
2015
Enabling OpenCL support for GPGPU in Kernel-based Virtual Machine
5
0.49
2014
Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs
4
0.39
2014
Energy-aware code motion for GPU shader processors
3
0.42
2013
LC-GRFA: global register file assignment with local consciousness for VLIW DSP processors with non-uniform register files
12
0.69
2009
Effective Code Generation for Distributed and Ping-Pong Register Files: A Case Study on PAC VLIW DSP Cores
3
0.41
2008
Compilation for compact power-gating controls
12
0.58
2007
Enabling compiler flow for embedded VLIW DSP processors with distributed register files
7
0.54
2007
Palf: Compiler Supports For Irregular Register Files In Clustered Vliw Dsp Processors
6
0.48
2007
Energy-aware scheduling and simulation methodologies for parallel security processors with multiple voltage domains
3
0.38
2007
Compilers for leakage power reduction
37
1.29
2006
Integrating Compiler and System Toolkit Flow for Embedded VLIW DSP Processors
5
0.60
2006
Low-power techniques for network security processors
0
0.34
2005
A sink-n-hoist framework for leakage power reduction
9
0.77
2005
Compiler supports and optimizations for PAC VLIW DSP processors
12
2.23
2005
Power-Aware scheduling for parallel security processors with analytical models
2
0.38
2004
Compiler analysis and supports for leakage power reduction on microprocessors
20
1.17
2002
1