| Safety Design of a Convolutional Neural Network Accelerator with Error Localization and Correction | 0 | 0.34 | 2019 |
| A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS. | 5 | 0.69 | 2017 |
| Cross-Layer Resilience In Low-Voltage Digital Systems: Key Insights | 1 | 0.35 | 2017 |
| Clear: <u>c</u>ross-<u>l</u>ayer <u>e</u>xploration for <u>a</u>rchitecting <u>r</u>esilience combining hardware and software techniques to tolerate soft errors in processor cores. | 0 | 0.34 | 2016 |
