Name
Title | ||
|---|---|---|
Modeling the Effect of Process, Power-Supply Voltage and Temperature Variations on the Timing Response of Nanometer Digital Circuits |
Abstract | ||
|---|---|---|
The implementation of complex, high-performance digital functionality in nanometer CMOS technologies faces significant design and test challenges related to the increased susceptibility to process variations and environmental or operation-dependent disturbances. This paper proposes the application of unified semi-empirical propagation delay variation models to estimate the effect of Process, power supply Voltage, and Temperature (PVT) variations on the timing response of nanometer digital circuits. Experimental results based on electrical simulations of circuits designed in 65, 45, and 32 nm CMOS technologies are presented demonstrating that the models can be used for the analytical derivation of delay variability windows and delay variability statistical distributions associated to process variations. This information can be used during the design and test processes. On one hand, it allows the robustness of a given circuit in the presence of PVT variations to be assessed in the design environment. On the other hand, it allows boundaries between expected functional windows and those associated to abnormal behaviors due to delay faults to be defined. The main advantage of the proposed approach is that the effect of process variations on circuits' performance can simultaneously be analyzed with those of power supply voltage and temperature variations. Experimental results have also been obtained on several FPGA boards including nanometer-scale Xilinx驴 and Altera驴 devices. These results provide a proof-of-concept, on real circuits, of the practical usefulness of the models. |
Year | DOI | Venue |
|---|---|---|
2012 | 10.1007/s10836-012-5297-0 | J. Electronic Testing |
Keywords | Field | DocType |
Delay faults,Delay variability windows,Delay variability statistical distributions,Delay variation models,FPGA,Process,power supply Voltage,and Temperature (PVT) variations | Digital electronics,Propagation delay,Computer science,Voltage,Field-programmable gate array,Robustness (computer science),Electronic engineering,Real-time computing,CMOS,Probability distribution,Electronic circuit | Journal |
Volume | Issue | ISSN |
28 | 4 | 0923-8174 |
Citations | PageRank | References |
0 | 0.34 | 23 |
Authors | ||
6 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Judit F. Freijedo | 1 | 0 | 0.34 |
| Jorge Semião | 2 | 57 | 12.11 |
| J. Rodriguez-Andina | 3 | 237 | 30.29 |
| Fabian Vargas | 4 | 171 | 30.44 |
| Isabel C. Teixeira | 5 | 42 | 8.70 |
| J. Paulo Teixeira | 6 | 13 | 3.02 |