Name
Title | ||
|---|---|---|
Leveraging The Geometric Properties Of On-Chip Transmission Line Structures To Improve Interconnect Performance: A Case Study In 65nm |
Abstract | ||
|---|---|---|
Implementation of low energy, low latency transmission line interconnects on a network-on-chip presents the circuit designer with a variety of structural design choices. This work presents a study of the comparative effects of changing the wire geometries on the latency, energy dissipated, area, and noise properties of the transmission lines. These results will aid the engineer in the design and performance analysis of the global interconnect and foster a quantitative understanding of the wave signaling properties in the RLC regime. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1109/NoCS.2013.6558408 | 2013 SEVENTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS 2013) |
Keywords | Field | DocType |
microstrip,conductors,network on chip,noise,transmission lines,geometry,metals | Transmission line,Latency (engineering),Computer science,Circuit design,Network on a chip,Real-time computing,Electric power transmission,Electronic engineering,Latency (engineering),Interconnection,RLC circuit,Embedded system | Conference |
Citations | PageRank | References |
0 | 0.34 | 3 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Shomit Das | 1 | 9 | 1.97 |
| Georgios Manetas | 2 | 0 | 0.34 |
| Kenneth S. Stevens | 3 | 185 | 25.65 |
| Roberto Suaya | 4 | 19 | 7.27 |