Name
Abstract | ||
|---|---|---|
The instruction cache is a popular target for optimizations of microprocessor-based systems because of the cache's high impact on system performance and power, and because of the cache's predictable temporal and spatial locality. Optimization techniques can be designed based on this predictability. We explore for the first time the interplay of two popular instruction cache optimization techniques: the long-known technique of code reordering and the relatively-new technique of cache configuration. We address the question of whether those two optimizations complement each other or if one optimization dominates the other. Through experiments using embedded system benchmarks, we show that cache configuration dominates a particular category of code reordering techniques with respect to optimizing performance and energy, obviating the need for reordering. We also examine the modern scenario of synthesized custom caches, and show that combining cache configuration with code reordering results in cache size reductions of 13% on average, and up to 89% in some benchmarks, beyond just cache configuration alone. |
Year | DOI | Venue |
|---|---|---|
2005 | 10.1145/1057661.1057760 | ACM Great Lakes Symposium on VLSI |
Keywords | Field | DocType |
code reordering technique,code reordering result,optimization technique,configurable cache,synthesized custom cache,popular instruction cache optimization,embedded system benchmarks,cache configuration,cache size reduction,code reordering,instruction cache,system performance,embedded system | Cache-oblivious algorithm,Cache invalidation,Cache pollution,Computer science,Cache,Parallel computing,Cache algorithms,Page cache,Real-time computing,Cache coloring,Smart Cache | Conference |
ISBN | Citations | PageRank |
1-59593-057-4 | 7 | 0.65 |
References | Authors | |
13 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Ann Gordon-Ross | 1 | 513 | 47.78 |
| Frank Vahid | 2 | 2688 | 218.00 |
| Nikil Dutt | 3 | 4960 | 421.49 |