Paper Info
Title
A wire delay-tolerant reconfigurable unit for a clustered programmable-reconfigurable processor
Abstract
Wire delay is rapidly becoming a major bottleneck in reconfigurable systems, creating a significant gap between the clock rates of reconfigurable logic and custom circuits. In this paper, we describe the design of the reconfigurable clusters on the Amalgam clustered programmable-reconfigurable processor. Amalgam's reconfigurable clusters are divided into four segments of reconfigurable logic, limiting the length of individual wires in the cluster. They support pipelining of wire delays by providing pipeline registers at the intersections between wires in the reconfigurable cluster, retiming buffers at the inputs and outputs of logic blocks, and register queues that reduce the amount of inter-cluster synchronization required in programs. Together, these mechanisms increase the clock rates of Amalgam's reconfigurable clusters by up to 70%, allowing Amalgam to maintain a 2.6x performance advantage over a purely-programmable processor in a wide range of fabrication processes.
Year
DOI
Venue
2007
10.1016/j.micpro.2006.03.001
Microprocessors and Microsystems
Keywords
Field
DocType
reconfigurable computing,wire delay-tolerant reconfigurable unit,reconfigurable logic,reconfigurable system,programmable-reconfigurable processor,custom circuit,logic block,pipelining,technology scaling,individual wire,wire delay,reconfigurable cluster,purely-programmable processor,clock rate
Retiming,Pipeline (computing),Bottleneck,Cluster (physics),Synchronization,Computer science,Queue,Parallel computing,Real-time computing,Electronic circuit,Embedded system,Reconfigurable computing
Journal
Volume
Issue
ISSN
31
2
Microprocessors and Microsystems
Citations 
PageRank 
References 
0
0.34
19
Authors
5
Name
Order
Citations
PageRank
Richard B. Kujoth161.17
Chi-Wei Wang2264.37
Jeffrey J. Cook31107.45
Derek B. Gottlieb492.73
Nicholas P. Carter534933.84