Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Daniel P. Kennedy
Dan Graur
Brian Greskamp
Barbara Aquilani
Samatha Gummalla
Roland Zumkeller
Maximilian Dürr
Enrique Chavira Calderón
Liangliang Shang
Chen Ma
Home
/
Author
/
NICHOLAS P. CARTER
Author Info
Open Visualization
Name
Affiliation
Papers
NICHOLAS P. CARTER
Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
23
Collaborators
Citations
PageRank
61
349
33.84
Referers
Referees
References
936
703
274
Search Limit
100
936
Publications (23 rows)
Collaborators (61 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Runnemede: An architecture for Ubiquitous High-Performance Computing
38
1.17
2013
DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism
78
1.94
2011
Design techniques for cross-layer resilience
28
0.95
2010
Vision for cross-layer optimization to address the dual challenges of energy and reliability
20
0.92
2010
A Magnetoelectronic Register File Cell For A Self-Checkpointing Microprocessor
2
0.41
2007
Architecture of a Self-Checkpointing Microprocessor that Incorporates Nanomagnetic Devices
7
1.21
2007
A wire delay-tolerant reconfigurable unit for a clustered programmable-reconfigurable processor
0
0.34
2007
Gated hybrid Hall effect device on silicon
1
0.36
2005
Exploiting pipelining to tolerate wire delays in a programmable-reconfigurable processor
2
0.41
2005
Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction
16
0.98
2004
A reconfigurable unit for a clustered programmable-reconfigurable processor
4
0.42
2004
A magnetoelectronic macrocell employing reconfigurable threshold logic
2
0.43
2004
Reconfigurable Magnetoelectronic Circuits For Threshold Logic
0
0.34
2004
Reconfigurable Circuits Using Hybrid Hall Effect Devices
3
0.51
2003
Microprocessor Interfacing Laboratory
0
0.34
2003
Mapping computation kernels to clustered programmable-reconfigurable processors
0
0.34
2003
Mapping Algorithms to the Amalgam Programmable-Reconfigurable Processor
0
0.34
2002
The Design of the Amalgam Reconfigurable Cluster
3
0.55
2002
Processor Mechanisms for Software Shared Memory
2
0.41
2000
Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor
38
4.32
1998
An Efficient, Protected Message Interface
9
1.41
1998
The M-Machine multicomputer
85
14.67
1997
Segmentation and preliminary recognition of madrigals notated in white mensural notation
11
1.07
1992
1