Paper Info
Title
Design Consideration For Vertical Nonvolatile Memory Device Regarding Gate-Induced Barrier Lowering (Gibl)
Abstract
Recently, various types of 3-D nonvolatile memory (NVM) devices have been researched to improve the integration density [1]-[3]. The NVM device of pillar structure can be considered as one of the candidates [4], [5]. When this is applied to a NAND flash memory array, bottom end of the device channel is connected to the bulk silicon. In this case, the current in vertical direction varies depending on the thickness of silicon channel. When the channel is thick, the difference of saturation current levels between on/off states of individual device is more obvious. On the other hand, when the channel is thin, the on/off current increases simultaneously whereas the saturation currents do not differ very much. The reason is that the channel potential barrier seen by drain electrons is lowered by read voltage on the opposite sidewall control gate. This phenomenon that can occur in 3-D structure devices due to proximity can be called gate-induced barrier lowering (GIBL). In this work, the dependence of GIBL on silicon channel thickness is investigated, which will be the criteria in the implementation of reliable ultra-small NVM devices.
Year
DOI
Venue
2009
10.1587/transele.E92.C.620
IEICE TRANSACTIONS ON ELECTRONICS
Keywords
Field
DocType
3-D nonvolatile memory, NAND flash memory array, saturation current, channel potential barrier, gate-induced barrier lowering (GIBL)
Logic gate,Rectangular potential barrier,Flash memory,Saturation current,Vertical direction,Computer science,Voltage,Electronic engineering,Non-volatile memory,Integrated circuit
Journal
Volume
Issue
ISSN
E92C
5
1745-1353
Citations 
PageRank 
References 
0
0.34
1
Authors
6
Name
Order
Citations
PageRank
Seongjae Cho167.70
Jung Hoon Lee226329.59
Gil Sung Lee301.35
Jong Duk Lee465.16
Hyungcheol Shin5268.64
Byung-Gook Park6714.38