Paper Info
Title
Synthesis for Width Minimization in the Single-Electron Transistor Array
Abstract
Power consumption has become one of the primary challenges to meet Moore's law. For reducing power consumption, single-electron transistor (SET) at room temperature has been demonstrated as a promising device for extending Moore's law due to its ultralow power consumption in operation. Previous works have proposed automated mapping approaches for SET arrays that focused on minimizing the number of hexagons in the SET arrays. However, the area of an SET array is the product of the bounded height and the bounded width, and the height usually equals the number of inputs in the Boolean function. Consequently, in this paper, we focus on the width minimization to reduce the overall area in the mapping of the SET arrays. Our approach consists of techniques of product term minimization, branch-then-share (BTS)-aware variable reordering, SET array architecture relaxation, and BTS-aware product term reordering. The experimental results on a set of MCNC and IWLS 2005 benchmarks show that the proposed approach saves 45% of width compared with the work by Chiang et al., which focused on hexagon count minimization, and also saves 13% of width compared with the work by Chen et al., which focused on width minimization.
Year
DOI
Venue
2015
10.1109/TVLSI.2014.2386331
IEEE Transactions on Very Large Scale Integration Systems
Keywords
Field
DocType
Area minimization, mapping algorithm, single-electron transistor (SET)
Boolean function,Logic gate,Coulomb blockade,Computer science,Algorithm,Electronic engineering,Product term,Minification,Transistor,Circuit minimization for Boolean functions,Bounded function
Journal
Volume
Issue
ISSN
PP
99
1063-8210
Citations 
PageRank 
References 
4
0.42
11
Authors
7
Name
Order
Citations
PageRank
Chian-Wei Liu140.42
Chang-En Chiang240.42
Ching-Yi Huang35810.06
Yung-Chih Chen441339.89
Wang Chun-Yao525136.08
Suman Datta641551.93
Narayanan Vijaykrishnan76955524.60