Title
Reducing System Power Consumption Using Check-Pointing on Nonvolatile Embedded Magnetic Random Access Memories.
Abstract
The most widely used embedded memory technology, static random access memory (SRAM), is heading toward scaling problems in advanced technology nodes due to the leakage currents caused by the quantum tunneling effect. As an alternative, spin-transfer torque magnetic RAM (STT-MRAM) technology shows comparable performance in terms of speed and power consumption and much better performance in terms of density and leakage. Moreover, MRAM brings up new paradigms in system design thanks to its inherent nonvolatility, which allows the definition of new instant-on/off policies and leakage current optimization. Based on our compact model, we have developed a fully characterized system-on-chip from the basic cell up to the system architecture in a 40nm LP hybrid CMOS/magnetic process. Through simulations, first we demonstrate that STT-MRAM is a candidate for the memory part of embedded systems, and second we implement a check-pointing methodology based on the regular interrupt routines of a processor to enable a fast power on and off functionality. Using a synthetic benchmark developed in high-level programming languages intended to be representative of integer system performance, our method shows that having MRAM instead of SRAM in an embedded design brings up important energy savings. The influence of the check-pointing routine on power consumption is finally evaluated with regard to various shutdown and restart behaviors.
Year
DOI
Venue
2016
10.1145/2876507
JETC
Keywords
Field
DocType
Hybrid CMOS/magnetic, STT-MRAM, check-pointing interrupt
Interrupt,Leakage (electronics),Computer science,Systems design,CMOS,Electronic engineering,Real-time computing,Static random-access memory,Magnetoresistive random-access memory,Systems architecture,Embedded system,Random access
Journal
Volume
Issue
ISSN
12
4
1550-4832
Citations 
PageRank 
References 
2
0.39
24
Authors
12