Abstract | ||
---|---|---|
This brief presents a clocked pluggable optics suitable for high-density data center interconnections. The proposed architecture performs a SERDES function at the module side by exploiting a forwarded clock from the ASIC. Due to the relaxed channel loss of the ASIC-to-module interface, the use of power-hungry equalizers can be avoided. Based on an 850-nm multi-mode fiber interface, a 25-Gb/s link ... |
Year | DOI | Venue |
---|---|---|
2018 | 10.1109/TCSII.2018.2850663 | IEEE Transactions on Circuits and Systems II: Express Briefs |
Keywords | Field | DocType |
Clocks,Optical transmitters,Vertical cavity surface emitting lasers,Optical fibers,Transceivers,Throughput | Transmitter,Optical fiber,Transceiver,Optics,Electronic engineering,CMOS,Modulation,Jitter,S-LINK,Mathematics,SerDes | Journal |
Volume | Issue | ISSN |
65 | 10 | 1549-7747 |
Citations | PageRank | References |
0 | 0.34 | 0 |
Authors | ||
13 |
Name | Order | Citations | PageRank |
---|---|---|---|
Gyu-Seob Jeong | 1 | 21 | 9.00 |
Jeongho Hwang | 2 | 5 | 2.49 |
Hong-Seok Choi | 3 | 1 | 1.71 |
Hyungrok Do | 4 | 0 | 3.04 |
Daehyun Koh | 5 | 0 | 1.69 |
Daeyoung Yun | 6 | 0 | 0.34 |
Jinhyung Lee | 7 | 15 | 6.53 |
Kwanseo Park | 8 | 22 | 9.60 |
Han-Gon Ko | 9 | 8 | 8.28 |
KwangHo Lee | 10 | 9 | 5.74 |
Ji-ho Joo | 11 | 1 | 1.39 |
Gyungock Kim | 12 | 8 | 4.15 |
Deog-Kyoon Jeong | 13 | 16 | 10.57 |