Name
Abstract | ||
|---|---|---|
In heterogeneous systems-on-chip, the optimal choice of the cache-coherence model for a loosely-coupled accelerator may vary at each invocation, depending on workload and system status. We propose a runtime adaptive algorithm to manage the coherence of accelerators. The algorithm's choices are based on the combination of static and dynamic features of the active accelerators and their workloads. We evaluate the algorithm by leveraging our FPGA-based platform for rapid SoC prototyping. Experimental results, obtained through the deployment of a multi-core and multi-accelerator system that runs Linux SMP, show the benefits of our approach in terms of execution time and memory accesses.
|
Year | DOI | Venue |
|---|---|---|
2019 | 10.1145/3287624.3288755 | ASP-DAC |
Keywords | Field | DocType |
FPGA prototyping, cache coherence, hardware accelerators, heterogeneous system-on-chip | Memory hierarchy,Software deployment,Computer science,Workload,Field-programmable gate array,FPGA prototype,Real-time computing,Adaptive algorithm,Embedded system,Cache coherence,Scalability | Conference |
Citations | PageRank | References |
0 | 0.34 | 16 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Davide Giri | 1 | 16 | 4.18 |
| Paolo Mantovani | 2 | 106 | 10.58 |
| Luca P. Carloni | 3 | 1713 | 120.17 |