Name
Abstract | ||
|---|---|---|
Today's von Neumann computing systems are facing major challenges making them not suitable for evolving ultralow power (e.g., edge computing) applications. Therefore, alternative architectures that make use of post-CMOS devices are under investigation. One of these architectures is computation-in-memory (CIM) based on memristive devices; it performs (parallel) computing within the memory core, which prevents data-movement and results in low energy consumption, at the cost of some modification in memory design. Hence, a CIM die can work either in memory configuration or in computation configuration. One implementation of this architecture is based on Scouting logic; it allows the execution of logic operations within the memory. This paper discusses fault modeling and testing of CIM architectures, applied to a Scouting logic-based architecture. It demonstrates that unique faults can occur in the CIM die while in the computation configuration, and that these faults cannot be detected by just testing the CIM die in the memory configuration, thus leading to test escapes. The paper demonstrates how an efficient test can be developed that detects all faults in both configurations. Moreover, it shows that testing the die in the computation configuration reduces the overall test time while improving the outgoing product quality. |
Year | DOI | Venue |
|---|---|---|
2020 | 10.1109/ETS48528.2020.9131604 | 2020 IEEE European Test Symposium (ETS) |
Keywords | DocType | ISSN |
Computation-in-memory (CIM),memory test,in-memory computing,defects,faults,emerging memories | Conference | 1530-1877 |
ISBN | Citations | PageRank |
978-1-7281-4312-5 | 2 | 0.38 |
References | Authors | |
0 | 6 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Moritz Fieback | 1 | 7 | 3.30 |
| Surya Nagarajan | 2 | 2 | 0.38 |
| Rajendra Bishnoi | 3 | 5 | 3.18 |
| Mehdi B. Tahoori | 4 | 1537 | 163.44 |
| Mottaqiallah Taouil | 5 | 224 | 33.40 |
| Said Hamdioui | 6 | 887 | 118.69 |