Paper Info
Title
ThymesisFlow: A Software-Defined, HW/SW co-Designed Interconnect Stack for Rack-Scale Memory Disaggregation
Abstract
With cloud providers constantly seeking the best infrastructure trade-off between performance delivered to customers and overall energy/utilization efficiency of their data-centres, hardware disaggregation comes in as a new paradigm for dynamically adapting the data-centre infrastructure to the characteristics of the running workloads. Such an adaptation enables an unprecedented level of efficiency both from the standpoint of energy and the utilization of system resources. In this paper, we present - ThymesisFlow - the first, to our knowledge, full-stack prototype of the holy-grail of disaggregation of compute resources: pooling of remote system memory. Thymesis-Flow implements a HW/SW co-designed memory disaggregation interconnect on top of the POWER9 architecture, by directly interfacing the memory bus via the OpenCAPI port. We use ThymesisFlow to evaluate how disaggregated memory impacts a set of cloud workloads, and we show that for many of them the performance degradation is negligible. For those cases that are severely impacted, we offer insights on the underlying causes and viable cross-stack mitigation paths.
Year
DOI
Venue
2020
10.1109/MICRO50266.2020.00075
2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
Keywords
DocType
ISBN
Disaggregation,OpenCAPI,POWER9
Conference
978-1-7281-7384-9
Citations 
PageRank 
References 
2
0.42
0
Authors
7
Name
Order
Citations
PageRank
Christian Pinto1858.12
Dimitris Syrivelis212415.71
Michele Gazzetti320.76
Panos K. Koutsovasilis420.76
Andrea Reale553.28
Kostas Katrinis610219.41
H. P. Hofstee750754.92