Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Torgny Andersson
Robert J. Zomer
Adam R. Williamson
RamóN Sabater-SáNchez
Scott A. Starks
Hikaru Fujisaki
Michael Terry
Zhihao Li
Radu Timofte
Harold W. Ng
Home
/
Author
/
FABRICE SEGUIN
Author Info
Open Visualization
Name
Affiliation
Papers
FABRICE SEGUIN
Electronics Department of Telecom Bretagne, France
21
Collaborators
Citations
PageRank
33
36
16.02
Referers
Referees
References
80
241
112
Search Limit
100
241
Publications (21 rows)
Collaborators (33 rows)
Referers (80 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Towards accurate camera-less eye tracker using instrumented contact lens
0
0.34
2019
A fully flexible circuit implementation of clique-based neural networks in 65-nm CMOS.
0
0.34
2018
A low cost, handheld E-nose for renal diseases early diagnosis.
0
0.34
2018
A Sub-Nj Cmos Ecg Classifier For Wireless Smart Sensor
0
0.34
2017
A 65-Nm Cmos 7fj Per Synaptic Event Clique-Based Neural Network In Scalable Architecture
0
0.34
2017
An ultra-low power iterative clique-based neural network integrated in 65-nm CMOS
0
0.34
2017
Energy-Efficient Associative Memory Based on Neural Cliques.
2
0.40
2016
Twin Neurons for Efficient Real-World Data Distribution in Networks of Neural Cliques: Applications in Power Management in Electronic Circuits
2
0.37
2016
Ultra-Low-Energy Mixed-Signal IC Implementing Encoded Neural Networks.
4
0.68
2016
Toward sub-pJ per classification in Body Area Sensor Networks
1
0.40
2016
Design Of Analog Subthreshold Encoded Neural Network Circuit In Sub-100nm Cmos
1
0.38
2015
Soft Error Detection and Correction Technique for Radiation Hardening Based on C-element and BICS.
5
0.53
2014
Storing non-uniformly distributed messages in networks of neural cliques.
0
0.34
2013
Analog implementation of encoded neural networks.
3
0.45
2013
Analog encoded neural network for power management in MPSoC
2
0.38
2013
Scaling of analog LDPC decoders in sub-100 nm CMOS processes
0
0.34
2010
Decoding A Family Of Dense Codes Using The Sum-Product Algorithm
1
0.38
2009
Analog decoder performance degradation due to BJTs' parasitic elements
1
0.35
2009
Semi-Iterative Analog Turbo Decoding
5
0.52
2006
2.2 GHz All-n-p-n Second-Generation Controlled Conveyor in Pseudoclass AB Using 0.8-<tex>$mu$</tex>m BiCMOS Technology
3
0.51
2004
2.2 GHz all-n-p-n second-generation controlled conveyor in pseudoclass AB using 0.8-/spl mu/m BiCMOS technology
6
7.97
2004
1