Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
geoffrey e hinton
Claudia Calabrese
Camillo Marra
Hao Mao
Peter Malec
Simon Flachs
Ivo Sousa
Chen Ma
Radu Timofte
Kuanrui Yin
Home
/
Author
/
JOAN CARLETTA
Author Info
Open Visualization
Name
Affiliation
Papers
JOAN CARLETTA
The University of Akron, Akron, OH
22
Collaborators
Citations
PageRank
37
73
11.85
Referers
Referees
References
165
257
124
Search Limit
100
257
Publications (22 rows)
Collaborators (37 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
An embeddable algorithm for gunshot detection
0
0.34
2017
A current and vibration based detection system for lightning strikes on transmission towers
0
0.34
2017
Energy consumption in long-range linear wireless sensor networks using LoRaWan and ZigBee
0
0.34
2017
A study of hardware-friendly methods for gradient domain tone mapping of high dynamic range images
1
0.36
2016
A Booth-like modulo operator
1
0.40
2015
A Systematic Approach for Implementing Fractional-Order Operators and Systems.
6
0.60
2013
Embedding High Dynamic Range Tone Mapping In Jpeg Compression
3
0.42
2013
A temperature and process insensitive CMOS reference current generator
1
0.40
2013
Teaching Freshmen Vhdl-Based Digital Design
1
0.41
2012
A PM Brushless DC Starter/Generator System for a Series-Parallel 2x2 Hybrid Electric Vehicle
1
0.40
2007
Polyphase structures for multiplierless biorthogonal filter banks [image compression applications].
0
0.34
2004
Optimal quantized lifting coefficients for the 9/7 wavelet [image compression applications].
2
0.55
2004
Fpga-Based Implementation Of Digital Control For A Magnetic Bearing
4
1.71
2003
Determining appropriate precisions for signals in fixed-point IIR filters
18
1.03
2003
Implementation of digital fixed-point approximations to continuous-time IIR filters
0
0.34
2003
Practical Considerations in the Synthesis of High Performance Digital Filters for Implementation on FPGAs
2
0.41
2002
Integrated test of interacting controllers and datapaths
2
0.38
2001
A Direct Mapping FPGA Architecture for Industrial Process Control Applications
5
0.76
2000
Synthesis-for-testability of controller-datapath pairs that use gated clocks
2
0.39
2000
An Evaluation of Move-Based Multi-Way Partitioning Algorithms
3
0.43
2000
Synthesis of controllers for full testability of integrated datapath-controller pairs
3
0.52
1999
Testability analysis and insertion for RTL circuits based on pseudorandom BIST
18
1.00
1995
1