Name
Affiliation
Papers
TAD A. KWASNIEWSKI
Carleton Univ, Dept Elect, Ottawa, ON K1S 5B6, Canada
18
Collaborators
Citations 
PageRank 
30
43
13.71
Referers 
Referees 
References 
105
93
28
Search Limit
100105
Title
Citations
PageRank
Year
A DLL-based fractional-N frequency synthesizer with a programmable injection clock20.552012
Optimized LNA for analog RF front-end circuit in brain-machine interface00.342010
A 0.18-μm CMOS clock and data recovery circuit with reference-less dual loops20.562008
A 4ghz Low Complexity Adpll-Based Frequency Synthesizer In 90nm Cmos70.992007
A Timing Jitter Reduction Technique In A Cyclic Injection Clock Multiplier For Data Communication System00.342006
An eye detection technique for clock and data recovery applications00.342006
A 0.18-μm CMOS receiver with decision-feedback equalization for backplane applications10.402006
A Low Phase Noise Dll Clock Generator With A Programmable Dynamic Frequency Divider00.342006
A 0.18-Mu M Cmos Clock And Data Recovery Circuit With Extended Operation Range00.342006
An Anti-Harmonic Locking, DLL Frequency Multiplier with Low Phase Noise and Reduced Spur.00.342006
A 0.18µm CMOS transceiver design for high-speed backplane data communications00.342005
A signal integrity-based link performance simulation platform50.712005
Behavioral Test Benches for Digital Clock and Data Recovery Circuits using Verilog-A10.382005
2.4 GHz RF down-conversion mixers in standard CMOS technology00.342004
Design and comparison of CMOS Current Mode Logic latches61.002004
A Quadrature Output Voltage Controlled Ring Oscillator Based On Three-Stage Sub-Feedback Loops112.641999
Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis83.441999
A low power, single chip realization of a low-speed, low-delay CELP coder/decoder for indoor wireless systems00.341994