Name
Abstract | ||
|---|---|---|
Since the physical defects such as resistive open and leakage in through silicon vias (TSVs) caused by immature manufacturing techniques tend to undermine the reliability and yield of 3-D integrated circuits, it is very important to test the TSV as early as possible in the fabrication process. There are some shortcomings in the existing prebond TSV test techniques, such as incomprehensive fault coverage, large area overhead, and additional test time. To overcome these problems, a noninvasive solution for prebond TSV test based on pulse shrinking is proposed in this paper. This method makes use of the fact that defects in TSV lead to variation in the propagation delay—the rise and fall times are first transformed into pulse width, and the pulse shrinking technique is used to digitize the pulse width into a digital code which is then compared with an expected value for a fault-free TSV. Experiments on defect detection are carried out using HSPICE simulations with realistic models for 45-nm CMOS technology. The results show that the proposed method performs better than the existing methods in terms of fault coverage, area overhead, and test time. |
Year | DOI | Venue |
|---|---|---|
2019 | 10.1109/tcad.2018.2821559 | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
Keywords | Field | DocType |
Through-silicon vias,Circuit faults,Testing,Silicon,Three-dimensional displays,Integrated circuit modeling | Leakage (electronics),Fault coverage,Computer science,Resistive touchscreen,Pulse-width modulation,Electronic engineering,CMOS,Through-silicon via,Integrated circuit,Fabrication | Journal |
Volume | Issue | ISSN |
38 | 4 | 0278-0070 |
Citations | PageRank | References |
1 | 0.36 | 0 |
Authors | ||
6 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Maoxiang Yi | 1 | 28 | 9.14 |
| Jingchang Bian | 2 | 1 | 0.70 |
| Tianming Ni | 3 | 26 | 10.23 |
| Cuiyun Jiang | 4 | 20 | 3.93 |
| Chang Hao | 5 | 11 | 1.64 |
| Huaguo Liang | 6 | 216 | 33.27 |