Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Michail Vardavoulias
Tidjani Négadi
R. Sisto
Joseph J. DeFerio
Gregory Salomon
Jhonathan Pinzon
Giovanni Venturelli
Chen Ma
Jing-Sheng Wong
Radu Timofte
Home
/
Author
/
TAKESHI SUGAWARA
Author Info
Open Visualization
Name
Affiliation
Papers
TAKESHI SUGAWARA
Tohoku Univ, Grad Sch Informat Sci, Sendai, Miyagi, Japan
20
Collaborators
Citations
PageRank
32
126
12.25
Referers
Referees
References
294
281
151
Search Limit
100
294
Publications (20 rows)
Collaborators (32 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Mixture-Based 5-Round Physical Attack against AES: Attack Proposal and Noise Evaluation
0
0.34
2022
An Abstraction Model For 1-Bit Probing Attack On Block Ciphers
0
0.34
2019
Side-channel leakage from sensor-based countermeasures against fault injection attack
0
0.34
2019
Q-Class Authentication System For Double Arbiter Puf
0
0.34
2018
A Secure LiDAR with AES-Based Side-Channel Fingerprinting
0
0.34
2018
Exploiting Bitflip Detector for Non-invasive Probing and its Application to Ineffective Fault Analysis
0
0.34
2017
Evaluation Of Information Leakage From Cryptographic Hardware Via Common-Mode Current
1
0.36
2012
Fair and consistent hardware evaluation of fourteen round two SHA-3 candidates
21
1.63
2012
Circuit Simulation for Fault Sensitivity Analysis and Its Application to Cryptographic LSI
4
0.45
2012
A Configurable On-Chip Glitchy-Clock Generator For Fault Injection Experiments
4
0.43
2012
High-Performance Architecture For Concurrent Error Detection For Aes Processors
0
0.34
2011
An on-chip glitchy-clock generator for testing fault injection attacks.
9
0.53
2011
Profiling Attack Using Multivariate Regression Analysis
10
0.61
2010
Mechanism behind Information Leakage in Electromagnetic Analysis of Cryptographic Modules
5
0.56
2009
A High-Resolution Phase-Based Waveform Matching and Its Application to Side-Channel Attacks
7
0.72
2008
High-Performance Concurrent Error Detection Scheme for AES Hardware
39
1.37
2008
Compact ASIC Architectures for the 512-Bit Hash Function Whirlpool
1
0.35
2008
Enhanced Correlation Power Analysis Using Key Screening Technique
5
0.44
2008
High-performance ASIC implementations of the 128-bit block cipher CLEFIA
7
0.77
2008
High-Speed Parallel Hardware Architecture for Galois Counter Mode
13
1.65
2007
1