Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Daniel P. Kennedy
Laura Cornejo-Bueno
Dan Graur
Barbara Aquilani
Yasuyuki Tahara
Maximilian Dürr
Jhonathan Pinzon
Liangliang Shang
Chen Ma
Hyunjin Kang
Home
/
Author
/
YANG QU
Author Info
Open Visualization
Name
Affiliation
Papers
YANG QU
Tech Res Ctr Finland, FI-90571 Oulu, Finland
20
Collaborators
Citations
PageRank
35
103
10.67
Referers
Referees
References
282
272
157
Search Limit
100
282
Publications (20 rows)
Collaborators (35 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Increased Sample Entropy in EEGs During the Functional Rehabilitation of an Injured Brain.
0
0.34
2019
RF Steganography via LFM Chirp Radar Signals.
0
0.34
2018
Competing Model Based Tone Evaluation for Mandarin Speech
0
0.34
2012
Application Workload and SystemC Platform Modeling for Performance Evaluation
0
0.34
2008
Design flow instantiation for run-time reconfigurable systems: a case study
4
0.42
2008
Combining UML2 application and SystemC platform modelling for performance evaluation of real-time embedded systems
22
1.16
2008
Application - Platform Performance Modeling and Evaluation
2
0.39
2008
Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking
3
0.46
2008
System-Level Design for Partially Reconfigurable Hardware
0
0.34
2007
Static scheduling techniques for dependent tasks on dynamically reconfigurable devices
18
0.75
2007
Interactive presentation: Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices
6
0.51
2007
A Genetic Algorithm for Scheduling Tasks onto Dynamically Reconfigurable Hardware
6
0.45
2007
System Level Architecture Exploration for Reconfigurable Systems On Chip
1
0.38
2006
Layered UML Workload and SystemC Platform Models
0
0.34
2006
A Parallel Configuration Model for Reducing the Run-Time Reconfiguration Overhead
14
0.85
2006
An efficient approach to hide the run-time reconfiguration from SW applications
0
0.34
2005
SystemC-based design methodology for reconfigurable system-on-chip
13
0.90
2005
System-Level Modeling of Dynamically Reconfigurable Co-processors
9
0.98
2004
Estimating the utilization of embedded FPGA co-processor
4
0.68
2003
Mappability Estimation of Architecture and Algorithm
1
0.37
2002
1