Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Leydi Erazo
Daniel P. Kennedy
Baocang Wang
Roland Zumkeller
Maximilian Dürr
Dan Graur
Liangliang Shang
Chen Ma
Barbara Aquilani
Shamsi Moussavi
Home
/
Author
/
HYUNCHUL PARK
Author Info
Open Visualization
Name
Affiliation
Papers
HYUNCHUL PARK
University of Michigan, Ann Arbor, MI, USA
21
Collaborators
Citations
PageRank
51
341
17.56
Referers
Referees
References
676
578
301
Search Limit
100
676
Publications (21 rows)
Collaborators (51 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Artificial Tactile Sensor with Pin-type Module for Depth Profile and Surface Topography Detection
1
0.36
2020
Psychological tactile sensor structure based on piezoelectric sensor arrays
1
0.37
2017
Just-In-Time Software Pipelining
1
0.36
2014
Allocating rotating registers by scheduling
2
0.37
2013
Monolithic Linewidth Narrowing Of A Tunable Sg-Dbr Laser
0
0.34
2013
Libra: Tailoring SIMD Execution Using Heterogeneous Hardware and Dynamic Configurability
12
0.59
2012
SMARQ: Software-Managed Alias Register Queue for Dynamic Optimizations
2
0.38
2012
SIMD defragmenter: efficient ILP realization on data-parallel architectures
14
0.66
2012
Buffer flush and address mapping scheme for flash memory solid-state disk
5
0.47
2010
Resource recycling: putting idle resources to work on a composable accelerator
0
0.34
2010
A Dataflow-Centric Approach To Design Low Power Control Paths In Cgras
3
0.41
2009
An OWL-Based Knowledge Model for Combined-Process-and-Location Aware Service
2
0.49
2009
A 60-W multicarrier WCDMA power amplifier using an RF predistorter
5
1.08
2009
Polymorphic Pipeline Array: A flexible multicore accelerator with virtualized execution for mobile multimedia applications
50
1.73
2009
CGRA express: accelerating execution using dynamic operation fusion
33
1.07
2009
Edge-centric modulo scheduling for coarse-grained reconfigurable architectures
90
2.86
2008
Modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures
30
1.54
2006
Increasing hardware efficiency with multifunction loop accelerators
14
0.69
2006
Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System
14
0.86
2005
Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization
62
2.26
2004
Harmonics Table: Audiovisual Expression of Group Interaction on a Sensing Table
0
0.34
2004
1
