Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Tidjani Négadi
Hanjae Yoon
Daniel P. Kennedy
Barbara Aquilani
Jianqing Shi
Shuyang Zhang
Maximilian Dürr
Jhonathan Pinzon
Liangliang Shang
Chen Ma
Home
/
Author
/
MIHAI SIMA
Author Info
Open Visualization
Name
Affiliation
Papers
MIHAI SIMA
Univ Victoria, Dept Elect & Comp Engn, POB 3055 Stn CSC, Victoria, BC V8W 3P6, Canada
31
Collaborators
Citations
PageRank
44
95
16.66
Referers
Referees
References
190
459
275
Search Limit
100
459
Publications (31 rows)
Collaborators (44 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Iterative Channel Estimation For Large Scale Mimo With Highly Quantized Measurements In 5g
0
0.34
2020
Novel MOSFET Operation for Detection of Recycled Integrated Circuits
0
0.34
2018
Behavioral Implementation of SVD on FPGA
1
0.37
2018
Whitenoise Encryption Implementation With Increased Robustness To Side-Channel Attacks
0
0.34
2017
Secured-by-Design FPGA against Early Evaluation
0
0.34
2017
Secured-by-design FPGA: look-up tables and switch-boxes
1
0.35
2015
Instruction Set Extensions for Matrix Decompositions on Software Defined Radio Architectures
1
0.36
2013
Zero phase smoothing of radio channel estimates.
2
0.38
2012
Capacitive Boosting for FPGA Interconnection Networks
1
0.41
2011
Fixed-Point CORDIC-Based QR Decomposition by Givens Rotations on FPGA
15
1.01
2011
CORDIC-based LMMSE equalizer for Software Defined Radio
0
0.34
2010
Fine-grained vs. coarse-grained shift-and-add arithmetic in FPGAs (abstract only)
0
0.34
2010
Discrete Time Faster-Than-Nyquist Signalling
1
0.39
2010
Software-Defined Radio and Broadcasting
0
0.34
2009
Reconfigurable solutions for very-long arithmetic with applications in cryptography
1
0.40
2008
VLSI implementation of a shift-enabled reconfigurable array
2
0.40
2008
VLSI Implementation of a Cryptography-Oriented Reconfigurable Array
0
0.34
2008
Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays
5
0.51
2007
Embedded Reconfigurable Solution For Ofdm Detection Over Fast Fading Radio Channels
1
0.35
2007
Reconfigurable Rsa Cryptography For Embedded Devices
0
0.34
2006
Reconfigurable Implementation Of Wavelet Transform On An Fpga-Augmented Nios Processor
2
0.36
2006
CORDIC-augmented sandbridge processor for channel equalization
1
0.37
2005
Pel reconstruction on FPGA-augmented TriMedia
1
0.37
2004
Color space conversion for MPEG decoding on FPGA-augmented TriMedia processor
3
0.54
2003
Field-Programmable Custom Computing Machines - A Taxonomy -
14
1.66
2002
Parallel Multiple-Symbol Variable-Length Decoding
8
1.08
2002
A Reconfigurable Functional Unit for TriMedia/CPU64. A Case Study
1
0.35
2002
MPEG-Compliant Entropy Decoding on FPGA-Augmented TriMedia/CPU64
7
0.92
2002
MPEG Macroblock Parsing and Pel Reconstruction on an FPGA-Augmented TriMedia Processor
9
1.11
2001
An 8x8 IDCT Implementation on an FPGA-Augmented TriMedia
14
1.00
2001
A parser-based text preprocessor for romanian language TTS synthesis
4
0.91
1999
1