Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Tidjani Négadi
Chiel van der Veen
Yanjie Tao
Jhonathan Pinzon
Liangliang Shang
Giovanni Venturelli
Chen Ma
Jing-Sheng Wong
Radu Timofte
Panagiotis Keramidis
Home
/
Author
/
NANDY, S.K.
Author Info
Open Visualization
Name
Affiliation
Papers
NANDY, S.K.
Indian Inst Sci, CAD Lab, Bangalore 560012, Karnataka, India
17
Collaborators
Citations
PageRank
36
43
7.29
Referers
Referees
References
120
403
132
Search Limit
100
403
Publications (17 rows)
Collaborators (36 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Location Obfuscation for Location Data Privacy
4
0.38
2015
Efficient QR Decomposition Using Low Complexity Column-wise Givens Rotation (CGR)
6
0.49
2014
Real Time Routing in Road Networks
0
0.34
2014
Efficient Storage of Big-Data for Real-Time GPS Applications
3
0.37
2014
Hardware architecture of bi-cubic convolution interpolation for real-time image scaling
0
0.34
2014
High throughput, low latency, memory optimized 64K point FFT architecture using novel radix-4 butterfly unit
3
0.53
2013
Resource Usage Monitoring in Clouds
14
1.04
2012
Architecture of a polymorphic ASIC for interoperability across multi-mode H.264 decoders
1
0.39
2008
An architectural view of the entities required for execution of task in pervasive space
0
0.34
2004
Enhancing speedup in network processing applications by exploiting instruction reuse with flow aggregation
1
0.35
2003
Speculative trace scheduling in VLIW processors
4
0.47
2002
Architecture of a reconfigurable low power gigabit ATM switch
1
0.40
2001
Performance evaluation of multithreaded architectures for media processing applications
1
0.39
2000
Synthesis of configurable architectures for DSP algorithms
3
0.39
1999
Automatic generation of tree multipliers using placement-driven netlists
2
0.40
1999
A methodology for architecture synthesis of cascaded IIR filters on TLU FPGAs
0
0.34
1994
A Parallel Progressive Refinement Image Rendering Algorithm on a Scalable Multithreaded VLSI Processor Array
0
0.34
1993
1