Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Tidjani Négadi
Daniel P. Kennedy
Angel Ivanov
Barbara Aquilani
Muhammad Kamran Khattak
Maximilian Dürr
Jhonathan Pinzon
Yunida
Liangliang Shang
Chen Ma
Home
/
Author
/
YIPING FAN
Author Info
Open Visualization
Name
Affiliation
Papers
YIPING FAN
University of California, Los Angeles, Los Angeles, CA
20
Collaborators
Citations
PageRank
57
456
25.67
Referers
Referees
References
755
443
306
Search Limit
100
755
Publications (20 rows)
Collaborators (57 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
In situ measurements and simulation of oxygen diffusion and heat transfer in maize silage relative to the silo surface.
1
0.48
2017
LOPASS: a low-power architectural synthesis system for FPGAs with interconnect estimation and optimization
17
0.84
2010
Simultaneous resource binding and interconnection optimization based on a distributed register-file microarchitecture
18
0.94
2009
High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs
17
0.80
2007
Platform-Based Resource Binding Using a Distributed Register-File Microarchitecture
19
1.22
2006
Behavior and communication co-optimization for systems with sequential communication media
4
0.55
2006
Optimality study of resource binding with multi-Vdds
16
0.87
2006
Platform-Based Behavior-Level And System-Level Synthesis
33
2.70
2006
Instruction set extension with shadow registers for configurable processors
27
1.19
2005
Bitwidth-aware scheduling and binding in high-level synthesis
13
0.87
2005
Architecture-level synthesis for automatic interconnect pipelining
20
1.01
2004
Design and development of 130-nanometer ICs for a multi-Gigabit switching network system
0
0.34
2004
Application-specific instruction generation for configurable processor architectures
131
5.58
2004
Architecture and synthesis for on-chip multicycle communication
42
1.71
2004
Architecture and synthesis for multi-cycle communication
19
1.29
2003
Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication
13
0.97
2003
Low-power high-level synthesis for FPGA architectures
61
3.07
2003
Architecture and synthesis for multi-cycle on-chip communication
3
0.46
2003
Gradual Relaxation Techniques with Applications to Behavioral Synthesis
1
0.36
2003
Studying on solution of fuzzy relation equations
1
0.41
1999
1