Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Daniel P. Kennedy
Roland Zumkeller
Maximilian Dürr
Dan Graur
Liangliang Shang
Obed Cortés-Aburto
Rebecca V. Omana
Chen Ma
Barbara Aquilani
Michael Fritze
Home
/
Author
/
SIDDHARTHA NATH
Author Info
Open Visualization
Name
Affiliation
Papers
SIDDHARTHA NATH
University of California, San Diego
21
Collaborators
Citations
PageRank
47
240
15.01
Referers
Referees
References
651
682
246
Search Limit
100
682
Publications (21 rows)
Collaborators (47 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Optimal Scheduling and Allocation for IC Design Management and Cost Reduction.
2
0.37
2017
Learning-based prediction of embedded memory timing failures during initial floorplan design.
8
0.57
2016
BEOL stack-aware routability prediction from placement using data mining techniques
3
0.38
2016
Toward Metrics of Design Automation Research Impact
3
0.39
2015
Optimization of Overdrive Signoff in High-Performance and Low-Power ICs
1
0.36
2015
SI for free: machine learning of interconnect coupling delay and transition effects
11
0.68
2015
A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction
11
0.57
2015
3DIC benefit estimation and implementation guidance from 2DIC implementation
7
0.58
2015
ORION3.0: A Comprehensive NoC Router Estimation Tool
28
0.89
2015
Methodology for electromigration signoff in the presence of adaptive voltage scaling
1
0.37
2014
A deep learning methodology to proliferate golden signoff timing
7
0.60
2014
The ITRS MPU and SOC system drivers: Calibration and implications for design-based equivalent scaling in the roadmap
5
0.53
2014
OCV-aware top-level clock tree optimization
6
0.53
2014
Optimal reliability-constrained overdrive frequency selection in multicore systems
3
0.46
2014
ITRS 2.0: Toward a re-framing of the Semiconductor Technology Roadmap
10
0.70
2014
Learning-Based Approximation Of Interconnect Delay And Slew In Signoff Timing Tools
5
0.54
2013
Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop insertion
4
0.42
2013
Enhanced metamodeling techniques for high-dimensional IC design estimation problems
10
0.80
2013
Explicit modeling of control and data for improved NoC router estimation
30
1.35
2012
Redefining the Role of the CPU in the Era of CPU-GPU Integration
9
0.50
2012
The GreenDroid Mobile Application Processor: An Architecture for Silicon's Dark Future
76
3.42
2011
1