Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Claudia Calabrese
Elena Vildjiounaite
J. M. Pardo
Hao Mao
Peter Malec
Mateus Beck Rutzig
Giovanni Venturelli
Chen Ma
Radu Timofte
Kuanrui Yin
Home
/
Author
/
WEN-PIN TU
Author Info
Open Visualization
Name
Affiliation
Papers
WEN-PIN TU
Chung Yuan Christian Univ, Dept Elect Engn, Chungli 320, Taiwan
11
Collaborators
Citations
PageRank
15
21
4.32
Referers
Referees
References
67
158
79
Search Limit
100
158
Publications (11 rows)
Collaborators (15 rows)
Referers (67 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Abstract bus interface unit for ESL design from TLM 2.0 communications to the real bus protocol
0
0.34
2014
Self-adjusting mechanism to dynamically suppress the effect of PVT variations on clock skew
0
0.34
2014
Co-synthesis of data paths and clock control paths for minimum-period clock gating
2
0.38
2013
Low-power anti-aging zero skew clock gating
2
0.40
2013
Low-power timing closure methodology for ultra-low voltage designs
6
0.57
2013
Clock period minimization with minimum area overhead in high-level synthesis of nonzero clock skew circuits
0
0.34
2012
High-Level Synthesis for Minimum-Area Low-Power Clock Gating.
2
0.36
2012
NBTI-aware dual threshold voltage assignment for leakage power reduction
2
0.39
2012
Teaching three-dimensional system-in-package design automation in a semester course
0
0.34
2011
Critical-PMOS-aware clock tree design methodology for anti-aging zero skew clock gating
5
0.50
2010
Module Binding For Low Power Clock Gating
2
0.38
2008
1