Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Claudia Calabrese
José Pedro Barbosa
Maria Concetta Palumbo
Jhonathan Pinzon
Giovanni Venturelli
Aurélien Pomini
Chen Ma
Li Qing
Radu Timofte
Kuanrui Yin
Home
/
Author
/
HSIN-WEN TING
Author Info
Open Visualization
Name
Affiliation
Papers
HSIN-WEN TING
Department of Electronics Engineering, National Kaohsiung University of Applied Sciences, Kaohsiung, Taiwan
20
Collaborators
Citations
PageRank
26
41
8.81
Referers
Referees
References
101
413
185
Search Limit
100
413
Publications (20 rows)
Collaborators (26 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
A Fast and Jitter-Modulation Free Jitter Tolerance Estimation Technique for Bang- Bang CDRs.
0
0.34
2018
A VLSI On-Chip Analog High-Order Low-Pass Filter Performance Evaluation Strategy.
0
0.34
2018
Multi-Channel Multi-Gigabit Prbs Generator With A Built-In Clock In 0.18-Mu M Cmos Technology
0
0.34
2017
Analyses of Splittable Amplifier Technique and Cancellation of Memory Effect for Opamp Sharing.
0
0.34
2017
Analysis of Nonideal Behaviors Based on INL/DNL Plots for SAR ADCs.
1
0.36
2016
A Digital Testing Strategy for Characterizing an Analog Circuit Block.
0
0.34
2016
A capacitance-ratio quantification design for linearity test in differential top-plate sampling sar ADCS.
0
0.34
2015
A Low-Cost Stimulus Design For Linearity Test In Sar Adcs
0
0.34
2014
Digital-Compatible Testing Scheme for Operational Amplifier
0
0.34
2012
Six-bit 2.7-GS/s 5.4-mW Nyquist complementary metal-oxide semiconductor digital-to-analogue converter for ultra-wideband transceivers.
1
0.65
2012
A Third-Order Low-Distortion Delta-Sigma Modulator With Opamp Sharing And Relaxed Feedback Path Timing
1
0.39
2012
Digital Design-for-Diagnosis Method for Error Identification of Pipelined ADCs.
1
0.36
2011
Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction
9
0.70
2011
An Output Response Analyzer Circuit for ADC Built-in Self-Test
0
0.34
2011
Realization of High Octave Decomposition for Breast Cancer Feature Extraction on Ultrasound Images.
3
0.39
2011
A Design of Linearity Built-in Self-Test for Current-Steering DAC
4
0.70
2011
A Histogram-Based Testing Method for Estimating A/D Converter Performance
16
1.05
2008
Oscillator-Based Reconfigurable Sinusoidal Signal Generator for ADC BIST
2
0.39
2007
A Cam/Wta-Based High Speed And Low Power Longest Prefix Matching Circuit Design
2
0.39
2006
A Time Domain Built-In Self-Test Methodology for SNDR and ENOB Tests of Analog-to-Digital Converters
1
0.39
2004
1